Substitute for form 1449A/PTO Complete if Known INFORMATION DISCLOSURE 08/902133 **Application Number** STATEMENT BY APPLICANT (Use as many she is as hiscessary) July 29, 1997 Filing Date Forbes, Leonard **First Named Inventor Group Art Unit** 2815 Eckert II, George **Examiner Name** Attorney Docket No: 00303.356US1 Sheet 1 of 1

	US PATENT DOCUMENTS									
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate				
Ha	US-5698869	12/16/1997	Yoshimi, M, et al	257	192:/	09/13/1995				
SHL	US-5886376	03/23/1999	Acovic, A., et al	257	316	07/01/1996				
9/4	US-5976926	11/02/1999	Wu, J. Z., et al	438	237	10/10/1997				
M	US-6031263	02/01/2000	Forbes, , et al	257	315	07/29/1997				
914	US-6084248	07/04/2000	Inoue, S.	257	66	02/03/1998				
gec.	/US-6093937	07/25/2000	Yamazaki, S., et al	257	59	02/19/1997				
gur /	US-6099574	08/08/2000	Fukuda, S., et al	703	14	12/16/1997				
94/	US-6130147	10/10/2000	Major, J.S., et al	438	604	03/18/1997				
och	US-6166401	12/26/2000	Forbes, L.	257	77	08/20/1998				
gen .	US-6271566	08/07/2001	Tsuchiaki, M.	257	347	11/16/1999				

FOREIGN PATENT DOCUMENTS									
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²			

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
Her	/	BURNS, S.G. ,et al. , <u>In: Principles of Electronic Circuits</u> , West Publishing Company, St. Paul, MN, (1987), pp.382-383	
981/		WOLF, "Semiconductor Memory Process Integration", Silicon Processing for the VLSI Era Vol. 2: Process Integration, Lattice Press, Galifornia, (1990), pp.623-626	

EXAMINER

DATE CONSIDERED 6/19/02